

FDSOI developments


Olivier Faynot

OUTLINE


- Introduction
- International collaborations
- Technology description
- Device performance
- From Model to Design
- Summary

Introduction

- Tradeoff between Power/Performance/Variability slowed down the gate length reduction in Bulk




Ali Khakifirooz et al, FDSOI workshop, Taiwan 2011



 Gate length reduction mandatory for 20nm and below

Introduction



- Use of SOI:
 - Improve the scalability further than Bulk
 - Reduce the variability thanks to undoped channel
 - Limit the static power and dynamic power
 - Low V_{DD} operation mandatory

Process challenges and solutions

Challenge	Solutions
Access resistance	No Silicon loss during process No amorphization RSD epitaxy
Top Si Uniformity	Tight SOI manufacturer targets
Multiple VT	Gate workfunction, UTBOX
Strain for μ boost	SiGe, liners, Substrate



Also SPICE model and Circuit Design Infrastructure

 Collaborations are mandatory!

OUTLINE

- Introduction
- **International collaborations**
- Technology description
- Device performance
- From Model to Design
- Summary

International Collaborations



Additional collaborations and support thanks to MEDEA+/CATRENE and ENIAC european projects (SILONIS, FOREMOST, DECISIF, MODERN...



OUTLINE

- Introduction
- International collaborations
- **Technology description**
- Device performance
- From Model to Design
- Summary

FDSOI Technology






Fig. 2 TEM cross sections showing NFET with ISPD Si:C RSD and PFET with ISBD SiGe RSD.

K. Cheng et al, IEDM 2009





- No channel doping, No Pocket implant
- Raised Source/Drain process
- Ultra-thin BOX Substrate option

OUTLINE

- Introduction
- International collaborations
- Technology description
- **Device performance**
- From Model to Design
- Summary


Electrostatic Performance



K. Cheng et al, VLSI 2011


- Enhanced electrostatic control compared to Bulk!
- Long channel DIBL ~ 100 to 150 mV/V for bulk vs. < 50 mV/V for FDSOI
- 15 nm data already demonstrated

Variability- Benchmarking for several Technologies




- Record variability thanks to undoped channel
- Confirmed also by IBM

SOI thickness Unif. specs






French **NANOSMART** project




- $\sigma \sim 1.6 \text{ \AA}$ required to get $\sigma V_T \sim 3\% V_{DD}$
- Available wafers already on specifications!

Back-gate contact



- No area penalty compared to Bulk
 - Body factor maintained down to 18nm gate length
 - Reuse of Bulk design techniques
 - $I_{ON}(I_{OFF})$ modulation through Forward and Reverse Back bias
- ➡ Speed/Power control

Drivability



$V_{DD} = 1 \text{ V}$ except Ref. [8] in which $V_{DD} = 1.1 \text{ V}$



	ET SOI	Ref. [5]	Ref. [6]	Ref. [7]	Ref. [8]
L_G (nm)	22	30	28	34	?
Pitch (nm)	80-100	114	115	112.5	117
I_{OFF} (nA/ μm)	1	0.45	2	1	1
NFET I_{ON} ($\mu\text{A}/\mu\text{m}$)	920	720	850	1120	680 @ 1.1 V
PFET I_{ON} ($\mu\text{A}/\mu\text{m}$)	880	410	450	870	470 @ 1.1 V

K. Cheng et al, VLSI 2011

- Competitive drivability
- Performance already demonstrated for LP and HP applications



Speed/Power consumption gain

Low Power Technologies



- +35% speed gain at 20nm versus Bulk 28nm (same V_{DD})
- 0.2V V_{DD} reduction with SOI at same speed
- ↘ >50% Power reduction at constant speed

Multi- V_T aspects




Collaborations:




O. Weber et al, IEDM'10

- Band edge metals not suitable
- Quarter gap metal required for LVT, RVT, HVT N and PMOS


Multi- V_T aspects



- 2 gates and 2 GPs give $4V_{T_S}$ for both n&pFETs.
- All the required V_{T_S} for SoC are possible on UTBB



Analog I/O's




- Easy co-integration with Thin GOX devices
- Good performance and analog gain without any optimization (undoped channel)

OUTLINE

- Introduction
- International collaborations
- Technology description
- Device performance
- **From Model to Design**
- Summary




FDSOI SPICE model

- Surface potential model



SOI related effects:

- Interface coupling
- Steeper Subthreshold slope
- Self-Heating effect




Collaborations:



- Our target: To have a good FDSOI model standardized by CMC

Circuit Design platform: Full custom Design flow



Circuit Design platform: Full custom Design flow

MPW offer accessible via:



Already provided to:



University
of Southampton




OUTLINE

- Introduction
- International collaborations
- Technology description
- Device performance
- From Model to Design
- **Trends and Summary**

Trends for future nodes

Electrostatic considerations



- FDSOI scalability ensured down to $L_G \sim 14\text{nm}$ with UTBOX
- Both FinFET and FDSOI will merge towards Nanowire type of devices
- Around 8nm, Nanowires will provide perfect electrostatic control
- Alternative materials required to boost drivability

Summary

- FDSOI Technology has strong advantages for sub20nm nodes
 - Improved electrostatic
 - Competitive drivability
 - Reduced variability
 - Additional elements demonstrated for SoC
- Circuit Design infrastructure built
- Strong international collaborations mandatory to accelerate developments

Perspectives

- Incorporation of strain in FDSOI to address High Performance applications
- Use SiGe to boost hole mobility for PMOS
- Explore III-V materials for NMOS
- Develop 14 and 11nm infrastructures to enable design innovation

leti

LABORATOIRE D'ÉLECTRONIQUE
ET DE TECHNOLOGIES
DE L'INFORMATION

CEA-Leti
MINATEC Campus, 17 rue des Martyrs
38054 GRENOBLE Cedex 9
Tel. +33 4 38 78 36 25

www.leti.fr





Merci de votre attention



énergie atomique • énergie alternatives



Variability- Impact of SOI wafer



- Same variability on Thick BOX and Thin BOX wafers
- No impact of Ground Plane implantation (n & p-type)
- Same variability on strained-SOI and standard-SOI wafers